The Sunflower Tool Suite --- Hardware and Software Research Platforms for Energy-Constrained and Failure-Prone Systems by Stanley-Marbell, Phillip
The Sunflower Tool Suite — Hardware and Software
Research Platforms for Energy-Constrained and
Failure-Prone Systems
Phillip Stanley-Marbell
Technische Universiteit Eindhoven,
Den Dolech 2, Eindhoven 5612 AZ, The Netherlands.
Abstract. Research in any field requires tools that enable modeling sys-
tem characteristics of interest. Such tools, whether analytic, simulative, or
hardware-based, must enable the accurate evaluation of relevant aspects
of a system that may influence its perceived utility.
In computing systems research, software tools (notably, simulators)
provide low-cost, flexible, and low turn-around time facilities for investi-
gations, but abstract away many hardware details, often resulting in a loss
in accuracy of modeling.Hardware implementations provide the ultimate
proofs of concept, but require hardware design expertise, are usually ex-
pensive and inflexible, and are not always designed to expose all possible
systemparameters to researchers. They are also rarely the subject of active
evolution over time as research platforms in their own right, as software
tools are.
The Sunflower tool suite is a suite of hardware platforms and simula-
tion tools, intended to address these concerns. It comprises a full-system
(embedded microarchitecture, networking, power, battery, device failure
and analog signal modeling) simulator, a miniature energy-scavenging
hardware platform, and a handheld computing device (under develop-
ment). The suite is intended to provide a set of complementary platforms
for research in micro- and system-architectures for embedded systems,
with emphases on energy-efficiency, fault-tolerance, and ecological im-
pact of deployed hardware.
1 Overview
There exist an abundance of tools for many aspects of computing systems re-
search, from microarchitectural simulators that are the mainstay of computer
architecture research [1], to networking simulators [2] and other domain-specific
tools. Academic research tools are seldom calibrated against specific hardware
platforms during their development and evolution, and retrospective compar-
isons often yield interesting observations [3,4]. Even when the simulation plat-
forms are indeed calibrated against hardware, there is seldom the opportunity
to evolve the hardware platforms in question. This is due both to the exper-
tise required for implementing hardware designs, as well as the cost of fabri-
cation of hardware prototypes. For high-performance computing systems re-
search, the RAMP platform [5] addresses many of these concerns, providing an
open platform for research into multiprocessor architectures.
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Fig. 1. Illustrative example of the Sunflower full-system simulator’s organiza-
tion.
The goal of the Sunflower tool suite is to provide an actively evolving ecosys-
tem of both hardware prototypes and simulation / analysis tools, for low-
power embedded systems, with an emphasis on the investigation of issues re-
lating to energy-efficiency, energy acquisition, fault-tolerance, and impact of
hardware deployments on the environment.
On the side of simulation, the Sunflower full-system simulator [6] (Figure 1)
enables the evaluation of micro and system-architectures for networked em-
bedded systems, modeling many aspects of both the hardware platforms and
the environments within which they execute.
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Fig. 2. System architecture of the Sunflower sensor platform (left), and pictures
of the current hardware prototype (right).
The Sunflower sensor platform [7] (Figure 2), is one physical realization of
components modeled within the Sunflower full-system simulator, enabling the
calibration and validation of simulator configurations against real hardware
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implementations. Additional hardware platforms with complementary hard-
ware capabilities (e.g., wireless communication interfaces and graphical dis-
plays) are planned, and it is intended to employ these platforms as a framework
for the implementation of ideas by a community of researchers who may not
necessarily have interests or expertise in hardware design, but might require
specific hardware facilities to enable the investigation of novel software algo-
rithms. For example, researchers investigating dynamic power adaptation al-
gorithmsmay benefit symbiotically from hardware implementations within the
Sunflower framework, of ideas from research groups investigating, e.g., hard-
ware facilities for dynamic voltage and frequency setting, high-efficiency volt-
age regulators, battery state-of-charge estimators or high-efficiency maximum
power point trackers (MPPT).
Providing a means for a research community to submit requests for design
extensions, and providing regular (e.g., bi-yearly) updates of the hardware de-
signs which incorporate these research proposals, will hopefully facilitate the
validation, in hardware, of research ideas that were previously only investi-
gated in simulation. For such frequent iterations of hardware designs, it will be
most practical to make the CAD design files for these design iterations publicly
available at no cost, and to ease the fabrication and assembly of small quanti-
ties of board-level designs, through appropriate documentation and automated
processes.
The tool suite is available online, at http://www.sflr.org.
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